## 3-7 — Relationship of Voltage Breakdown and Switching Load Lines

The conventional methods of specifying transistor voltage breakdown do provide the designer very much data to aceally determine that a switching load line will remain free of the avalanche voltage breakdown region. Although load line will remain free of the avalanche voltage breakdown region. Although load load to a sustance that the voltage-current excursion of a switch being numed of it, one assurance that the voltage-current excursion of a switch being numed of it, one of the control of the current of the control of the current of the current excursion of a switch being numed of the control of the current in grant showing the voltage long the current of t




Figure 3-15 - Comprehensive Transition Characteristics

If the load line of a switching circuit intercepts any of these curves in the breakdown region, it is possible that a stable operating point will result in the breakdown region. Examine the turnoff of a transistor switch with load line I and an on point at A. As drive is reduced, the operating point moves down the

load line, each intersecting point corresponding to an intersection of the load line with a collector current line determined by the base current at that instant, When In = 0, operation is at Point B, in the avalanche region. However, as reverse base current is increased to the final value Int, operation moves to Point C in the cutoff region. Examine load line II with an on condition point of A' As current is reduced to zero, operation moves to B' in the avalanche region, However, in this case the application of reverse bias which has the same final value of In only moves operation to B" in the avalanche region instead of to the desired off point, C'. The transistor is then in a condition which is called latch-up as it is locked at a stable on point in the avalanche region. The collector voltage has not reached the desired off value and the collector current is much greater than Let. Latch-up not only causes circuit malfunction, but could result in damage to the transistor, if the product of voltage and current at the point of latch-up is high enough to exceed the power ratings of the transistor. To allow the transistor to turn off, the reverse base current is increased to Ing. There is now only one intersection of the load line with the base current curve and it is at point C".

Since breakdown voltage specifications alone are not sufficient to forecast 'alachup'' conditions, charts similar to the one shown in Figure 1-6 have been devised to provide a method of checking switching circuit toad lines. This chart has three discrete areas indicated (1) a safe or latch-tree load line area, (2) a conditionally safe area of operation, and (3) a forbidden or latch-up area. The part of several representative load lines during turn off are shown on

Figure 3-16 which applies to a 2N964A transistor. Load line "A" is a resistive load line and it lies entirely within the late-free load line area. Load line "B" is also a resistive load, if it is transverses the conditionally safe area, and could cause trouble if the fall time of the output pulse exceeds 15 nanoeconds. Load line "C" is a capacitive load line "C" is a capacitive load line to Collector current leads the collectory ordinage).




Figure 3-16 — Area of Permissible Load Loci Chart with Representative Load Lines

Capacitive load lines, generally, are latch-free since they have a shape such that they slip under the conditional area. Increasing turn off current  $(I_{n0})$  increases

the capacitive effect. Load line 'D' is an inductive load line because voltage leads the current. It also exhibits an inductive loads line 'D' is an inductive loads. It also exhibits a ninductive loaks." To be trouble-free, the fall time nut be less than 15 nanoscends. However, if the fall time is slower than 15 nanoscends, latch-up conditions would depend upon the resistive component of the load line. For example, if the resistive component is load line "A", there will be a temporary latch-up condition until the energy in the inductance is dissipated. This temporary latch-up would result in an abnormally long fall time and com-

siderable peak power dissipation. However, the transistor would eventually turn off.

The remaining load line "E" is the load line of an output circuit which uses a clamp diode to establish the off level. Since this load line lies within the con-

ditionally after area, the fall time must be less than 15 nanoeconds. If an Area of Permissible Load Loci Char1 in on suspiled, one can be constructed by conducting tests on some low voltage transister samples. Generally, it is necessary for the circuid designer to check individual circuits, using low limit  $BV_{\rm COS}$  samples to determine II latch-up can occur. To provide a more complete point of the extra of the control of the contro

## 3-8 - Avalanche Breakdown Theory

Avalanche breakdom occurs when the reverse bias applied to a semiconductor junction produces an electric field in excess of approximately 10° volts per centineter. Under this condition, carriers are accelerated sufficiently to excite additional carriers by impact ionization with the atoms in the crystal lattice. Since this occurs at high fields and therefore high carrier velocities, recombination can be neelected, and the effect is recementative.

This process can be described by the multiplication factor previously discassed (M) which Miller has shown to be approximately

which Miller<sup>2</sup> has shown to be approximately
$$M = \frac{1}{1 - \left(\frac{V}{V_m}\right)^m}$$
(3-14)

Where: V = the applied voltage
V<sub>n</sub> = the avalanche breakdown voltage (See Note 1)

m = empirical determined constant
A graph of this relationship is shown in Figure 3-9, where M is plotted as a

function of the voltage ratio  $V/V_D$ . As  $V \rightarrow V_D$ . M increases without limit.

Note 1

The artist collector-base breakdown voltage is defined as  $V_B$  and the collector-emiter breakthe collector base breakdown voltage is defined as  $V_B$  and the collector-emiter breakthe collector is consistent to the collector because the second of the collector is necessity  $V_B$  as a givent

does in Ven. These term refer to the rise Peculiaron voltages, i.e., in a voltage which will come infinite, or active), nettoo the contract of economic to the contract in the contract of the contract in the contract of the